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Abstract
The aim of this paper is 3-fold: ﬁrstly, to provide a comprehensive overview of the use of diﬀerential circuits for analogue signal processing in wireless transceivers; secondly, to describe, in detail,
single-ended signal to diﬀerential conversion, and the corresponding theory of such devices, their characterisation, various methods of implementation, and comparative analyses of their performance; lastly, to
propose a new transistor-based solution for wideband baluns. This novel solution is based on the current
conveyor and has been modelled using the transistor parameters of a 0.35 µ m SiGe BiCMOS technology.
The salient features of the new implementation are: (a) stable 50- Ω input port impedance and easily
controllable output impedance (50 Ω /75 Ω /100 Ω) ; (b) stable matching between the diﬀerential output
ports, within 1 dB (3 dB) amplitude and 10 ◦ (20 ◦ ) phase balance up to 2 GHz (3 GHz); (c) good signal
quality with output signal harmonic distortion lower than 1% for peak-to-peak input signals up to 50 mV;
(d) excellent S-parameter performance (0-3 GHz) with return losses lower than –10 dB, reverse signal rejection better than 20 dB, more than 25 dB isolation between the output ports, and 42 dB common-mode
rejection; and (d) stable performance over a 100

◦

C operating temperature range. This performance

advances the state of the art for single-ended to diﬀerential conversion circuits (evinced upon detailed
comparisons to existent baluns).
Key Words: Active Balun, Current Conveyors, Diﬀerential Analogue Circuits, S-Parameters, SiGe
BiCMOS

1.

Introduction

Based on the type of signal, active networks can be classiﬁed into 3 diﬀerent categories: single-ended or
unbalanced (hereafter abbreviated as SE), diﬀerential, and fully balanced (FB). The same nomenclature
applies to systems, according to the kind of signal they process. The input of any system generally contains
a common-mode (CM) component and a diﬀerential-mode (DM) component, the former representing the
undesired signal (to be suppressed) and the latter the information to be treated [1].
SE signals are deﬁned with the ground plane as reference; the CM and DM components are treated
equally, and parasitic CM components accumulate at the output. Consequently, systems that treat such
355
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signals suﬀer from limited dynamic range. In a diﬀerential system, the output is deﬁned as the diﬀerence
between 2 terminals, neither of which is at ground potential; the diﬀerential output here is independent of
the input CM signal, engendering an improved performance. However, the output swing of the DM signal is
limited because the undesired CM part of the inputs experiences the same gain as the diﬀerential signal and
is still transferred to the output. Finally, an FB system is a diﬀerential system with a constant CM output
signal; this additional property enhances the achievable dynamic range.
In recent years, the use of diﬀerential, pseudo-diﬀerential, and FB signals has increased at such a
rate that it can be reasonably claimed that “diﬀerential signals are the wave of the future for high-speed,
high-volume data transmissions” [2].
This article purports to ﬁrst provide a glimpse of the state of the art in SE to diﬀerential converters
for wireless communications systems and then to advance this art. Its organisation is as follows:
Section II, an extended prelude, discusses the deployment of diﬀerential signals (and the circuits to
process them) in present-day wireless transceivers, provides examples of diﬀerential topologies, their inherent
advantages and limitations, layout issues, a basic analysis using SE half-circuits, and, ﬁnally, the diﬀerent
ways of measuring the characteristics of diﬀerential devices.
Section III deals with SE to diﬀerential conversion. Baluns are ﬁrst deﬁned and their major applications enumerated. The theory and performance parameters are then presented. The various methods used
to implement balun functions are thereafter detailed and compared (transformers, waveguides, transmission
lines, LC networks, and, rarest of all, active circuits).
The next section presents a new proposal for realising active baluns, with a current conveyor (CCII)
at its core. Current conveyors are ﬁrst introduced, followed by the principle of converting SE signals to
diﬀerential using CCCIIs, and then the design methodology is explained. The simulated performance of
this new realisation is then summarised: DC, AC, transient and noise responses, S-parameter analyses,
and temperature stability. Finally, this performance is scrutinised in light of comparisons to other balun
structures taken from the literature and industry datasheets.
The article ends with some discussions and concluding remarks.

2.
2.1.

The Diﬀerential World
Fundamental assumption

The fundamental assumption made for analysis of diﬀerential circuits is perfect symmetry (the diﬀerential
circuit is considered to be 2 perfectly identical SE counterparts connected in parallel). In reality, however,
symmetry is disturbed and the degree of dissymmetry is critical to the functioning of diﬀerential circuits [3].

2.2.

Diﬀerential topologies

Balanced circuits have historically been used in low frequency analogue circuitry and digital devices, and
much less so in RF and microwave applications. Given below are some examples of diﬀerential circuits as
they are found in today’s transceivers. Emphasis here is given to radio and microwave frequencies.
2.2.1.

Elementary building blocks

Instances of fully diﬀerential analogue building blocks abound. These are then used to realise functions,
which are themselves diﬀerential. Some of them are:
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• Special diﬀerential pairs for neural networks [4];
• Wide-range diﬀerential diﬀerence ampliﬁers [5];
• Diﬀerential current conveyors (the advantage is that both positive and negative CCII types have the
same realisation) [1, 6];
• Active loads for adaptive ﬁltering [7].
2.2.2.

Individual components

Several RF components also use diﬀerential structures. These are fabricated in all the leading technologies
(silicon-based, GaAs, etc.), CMOS being the implementation choice for RF. Some of the most common are:
• Low noise ampliﬁers (LNA) for 900 MHz applications [8, 9], 2.1 GHz WCDMA [10], and 5 GHz WLAN
[11];
• Power ampliﬁers (PA) for frequencies of 700 MHz [12] through 2 GHz [13] and 5 GHz [14];
• Variable gain ampliﬁers (VGA) in bipolar [15] and CMOS for video applications [16];
• Other ampliﬁers: general-purpose wideband ampliﬁers in bipolar [17]; wideband distributed ampliﬁers
[18]; buﬀer ampliﬁers [19]; IF ampliﬁers [20]; high-power GaAs FET ampliﬁers for cellular base stations
[21]; trans-impedance ampliﬁers in InP-InGaAs SHBT for 40 Gbps SONET [22]; operational transconductance ampliﬁers with read-out rates up to 10-Mpixels/s for image sensors [23];
• Double-balanced I/Q mixers in CMOS for 2.1 GHz WCDMA [10] and in InGaP/GaAs HBT for 20-40
GHz [24];
• Other circuits: 2.5V 40Gbps decision circuit [25]; current mode comparator [26].
2.2.3.

Sub-systems

Increasingly, diﬀerential sub-systems are being developed:
• RF front-end, with LNA and mixer (Figure 1); bipolar front-end for multi-standard receivers [27];
BiCMOS front-end for dual-mode WCDMA/GSM [28]; BiCMOS 5-6 GHz WLAN front-end [29];
Mixer I
OUT I

IN

LNA

OUT Q
Mixer Q

Figure 1. A typical diﬀerential RF front-end.

• Up-converters with I/Q modulator, IF VGA, and double-balanced mixer [30, 31].
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2.2.4.

Receivers/transmitters

Currently, most communications transceiver architectures utilise a combination of SE and diﬀerential components. But, recently, some entirely diﬀerential transceivers (with high potential for single-chip implementation) have been reported:
• Multi-band GSM/GPRS/EDGE [32];
• Bipolar 5-6 GHz [33];
• 900 MHz CDMA/ISM [34];
• 17 GHz BiCMOS receiver [35].
2.2.5.

Advantages

The popularity of diﬀerential topologies can be attributed to some very signiﬁcant advantages they oﬀer:
• Rejection of parasitic coupling between transceiver components. External disturbances are CM and
thus readily rejected [36, 37];
• Immunity to substrate coupling. This is especially important for high levels of integration and high
operating frequencies [38, 39];
• Suppression of common-mode interference, even-order distortion (consequently, a reduced total harmonic distortion [THD]), and increase in IIP2 (and thus high linearity) [3, 6, 16]. This is the predominant advantage of high-frequency CMOS implementations, because in MOS transistors, the nonlinearity of the I-V characteristic is mainly second-order, explaining their popularity for diﬀerential
implementations [5, 27, 40, 41];
• Improvement in power supply rejection and immunity to power supply noise [3, 23, 42];
• Reduced radiation of signals (i.e. reduced electro-magnetic interference) [37];
• Better tolerance of poor RF grounds; the quality of the virtual ground in a diﬀerential circuit is
independent of the physical ground path [37];
• Improvement of the quality factor Q (by up to 50%) of passive devices, such as inductors and transformers, when driven diﬀerentially, thereby raising their bandwidths and making the design of matching
networks easier [14, 35, 43];
• Immunity to digital noise. Since digital signals behave like analogue at RF, a balanced architecture of
the analogue part becomes essential [1, 2];
• Increased bandwidth. In present-day multi-standard receivers, the RF front-end components (e.g.,
LNA) are mostly narrow-band, necessitating multiple devices in parallel; one for each band. A
diﬀerential LNA, though consuming more area, is wide-band, which means that one diﬀerential LNA
can replace 3 or 4 SE LNAs in multi-band receivers, saving area on the chip. This advantage is even
greater since narrow-band receivers often contain several on-chip inductors in their LNAs [27, 29].
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2.3.

Limitations

Despite the overwhelming advantages evident in diﬀerential signal processing, some unresolved issues and
limitations hamper their widespread use:
• High noise ﬁgure (up to 3dB higher than SE, due to a doubled number of components), which limits
the receiver sensitivity [18, 27];
• Greater die size and power dissipation, again attributable to the increased number of components [18,
28, 35];
• Cumulative DC oﬀsets, which are both diﬃcult to predict and imbalance the diﬀerential signal handling,
sometimes negating the most important advantages [34];
• Moreover, since not all blocks are diﬀerential, SE to diﬀerential converters (the focus of attention in
the next section) are necessitated, further aggravating the issues of complexity, noise, consumption,
and area [28].

2.4.

Layout issues

Since symmetry is the fundamental assumption to realise beneﬁts, added attention has to be paid to it during
the layout of diﬀerential circuits. Matching between the left- and right-half circuits is critical for both CM
and DM performance. Most frequently, a half circuit is ﬁrst laid out and then copied to complete the layout
[8, 18, 38].

2.5.

Analysis

Fully diﬀerential circuits can be analyzed using diﬀerential- and common-mode half circuits; thus, the SE
counterparts provide good starting points and much of the existing theory can be used [18].
To demonstrate the utility of this ‘extrapolation’ of SE analyses to serve FB circuits, let us consider, as
an example, the calculation of the noise power spectral density (PSD). If R SE and R DF denote, respectively,
the input resistance for the SE and diﬀerential case, the relation between the noise PSDs (S IN,SE and
S IN,DF ) is [8]:
SIN,SE
R
= DF
SIN,DF
2 RSE

(1)

This equation allows the straight-forward calculation of the diﬀerential noise PSD from its SE half-circuit.
Another example of the facility of analysis of diﬀerential topologies is the characteristic impedance;
the diﬀerential impedance of a balanced device is twice the SE impedance of each device in parallel, referred
to ground [43]. Figure 2 demonstrates this calculation.
For systematic analysis of a diﬀerential circuit, it is often suﬃcient to ﬁrst construct the small-signal
model for the SE device, and then to construct a fully diﬀerential model by placing 2 identical SE devices
in parallel [42].
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2.6.

Characterisation

One of the most challenging aspects of diﬀerential devices is their characterisation; the measurement apparatus (such as network analysers and noise ﬁgure meters) are invariably SE (they provide SE stimuli and
can only tap SE responses).
The most widespread parameters for studying the performance of an active device are the scattering
parameters (for a detailed explanation of S-parameters, refer to Appendix A).
Z SE =

ZA ZB
Z A+ Z B

ZB

AC

ZA

AC
ZB

ZD =

2ZA ZB
2Z A+ Z B

ZA

Figure 2. Relationship between SE and diﬀerential impedances.

Several possibilities exist for the characterisation of FB devices [44]:
Single-ended method: The diﬀerential device is measured as a SE multi-port device. This method is
easy, but time-consuming. Moreover, it can produce misleading results because SE data are not representative
indications of the performance of the device when it operates in its diﬀerential mode [37].
Delta method (Figure 3): This method measures SE transmission phase characteristics of the device.
The topology of most diﬀerential devices gives a phase diﬀerence of 180 ◦ between the 2 terminals of the
diﬀerential port. Changes from 180 ◦ are due to the asymmetry of the device [18].
Air Co-planar Probe
Port 1

Port 2
∆
(1)
(2)
Σ

G
S
G
S
G

DUT

G
S
G
S
G

D
(3)
(4)
S

Hybrid Coupler

Figure 3. The Delta method.

Physical balun method (Figure 4): The SE ports of the network analyser are converted to the
diﬀerential port of the device using baluns. This method provides some degree of accuracy about the
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diﬀerential characteristics of the device, but no information on CM performance. The accuracy of this
method is highly dependent upon the characteristics of the balun (its phase and amplitude imbalances, for
example). This is historically the most widespread method used [37, 45].

balun

DUT

balun

Figure 4. The Physical Balun method.

Mathematical ‘ideal balun’ method: In this method, the simulator contains a model of the
‘ideal balun’ and converts the SE device data to diﬀerential. Although it mitigates the dependence on the
characteristics of the physical baluns, CM performance cannot be measured [37].
Simulated mixed-mode S-parameter method: A circuit simulator may be used to measure the
mixed-mode parameters of the diﬀerential device. It provides the appropriate terminations for the diﬀerential
and CM signals so that mode-conversion terms do not cause errors like those produced by the balun method.
Calculated mixed-mode S-parameter method: This involves the use of mathematical algorithms
to convert SE data to MM, pioneered in [46]. This is a highly beneﬁcial method because of the quick and
simple method of conversion.
Direct measurement with multi-port systems: Recently, some multi-port systems have reached
the market. For example, the ATN-4000 series test system provides the ability to test 4-port (SE) devices to
a level of accuracy comparable to that of traditional 2-port systems. The measured SE multi-port parameters
are then transformed into mixed-mode parameters using an extraction technique [37, 38].
Considering the current scenario, most transceiver architectures use a combination of SE and diﬀerential components; almost all measurement systems are SE conversion circuits used to transform SE signals
to diﬀerential (and vice versa) and are necessitated for 2 reasons: (a) to interface the SE components of a
transceiver to the diﬀerential components, and (b) to convert the diﬀerential system inputs and outputs to
SE for measurement with SE apparatuses. These circuits form the focus of the following section.

3.

Single-Ended to Diﬀerential Conversion

Hereafter, the term balun will be utilised to denote any device that converts SE signals to diﬀerential (or
vice versa).

3.1.

Deﬁnition of baluns

A balun (balanced-unbalanced) is a device that consists of an unbalanced (SE) port converted to 2 balanced
ports. It is inherently bi-directional, i.e. it can be used to convert an SE stimulus to diﬀerential, or vice
versa [43, 47, 48]. This reversible nature is of great importance; the unbalanced port can be used as either
an input or an output, as can the balanced ports. In the conventional nomenclature, a balun splits the signal
power incident onto its port 1 equally into ports 2 and 3, but as anti-phase voltages. When ports 2 and 3
are driven equally, but are in anti-phase, the balun combines the incident powers into the load terminating
in port 1 (Figure 5).
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3.2.

Where baluns are used

Inside a transceiver system using a combination of SE and diﬀerential components, baluns are necessary for
interfacing the various components. These are often included on-chip. Some examples are a multi-standard
receiver with narrow-band baluns (one for each band) between SE ﬁlters and diﬀerential LNAs [27], baluns
for converting a diﬀerential down-conversion mixer signal for SE processing [31], and baluns to transform
the diﬀerential clock signal to SE [49].
Baluns are also deployed to measure diﬀerential signals using SE measurement systems. As an
example, Figure 5 presents the use of a balun for characterising a diﬀerential ampliﬁer. Here, it is important
to compensate for the balun losses and the irregularities they introduce in the measurements [12, 50].
Power Split
Balun
Single -Ended
Stimulus

Differential
Amplifier

2
1

AC

Power Combine
Balun
2
1

A
3

Single -Ended
Response

3

Figure 5. Measuring a diﬀerential ampliﬁer using a balun.

Baluns may also form the end components of sub-systems (such as front-ends) so that they can be
interfaced with other (SE) sub-systems to construct a complete transceiver. In such cases, baluns are often
placed oﬀ-chip or inter-chip. Some examples can be found in [9, 11, 12, 34, 38, 50, 51].
Sometimes, baluns fulﬁl the additional function of impedance matching, thus suppressing the impedance
transformation loss [21, 48]. The most commonly used impedances of the unbalanced ports are 50 Ω or 75
Ω, and simple transformation ratios of 1:1, 1:2, and 1:4 are widely used (this creates components with
impedances in the ranges of 50:50, 50:100, and 50:200 for a 50- Ω system).
In particular instances, SE to diﬀerential converters improve the LO-to-RF isolation and isolate LNA
resonators from the mixer [28].

3.3.

Parameters and theory

Let us consider the balun as a power splitter (in Figure 5, port 1 is excited with a SE stimulus; ports 2 and 3
give responses that are ideally equal in magnitude, and 180 ◦ out of phase). The diﬀerential output voltage
is V DM = V 2 – V 3 , and the diﬀerential current is I DM = (i2 + i3 )/2. The CM voltage and current are
V CM = (V 2 +V 3 )/2 and I CM = i2 – i3 , respectively. Ideally, V 2 = -V 3 and i2 = i3 cancel out the CM
terms.
In an ideal balun, the signal voltage passes unchanged to the output ports (V 2 = -V 3 = V 1 ), while
the signal power undergoes a 3-dB loss from port 1 to port 2, and an identical loss to port 3 [40]. However,
it is impossible to realise the ideal balun function. The voltage amplitude is attenuated (by a factor, α)
and its phase undergoes a shift (denoted by φ) in travelling through the balun. Moreover, ideally, the
signals at the 2 terminals of the diﬀerential port are perfectly equal in magnitude and 180 ◦ out of phase
for all frequencies. But, in practice, the magnitudes of V 2 and V 3 are slightly diﬀerent (let ∆ denote this
amplitude imbalance). Similarly, there exists a phase imbalance between the 2 output signals away from the
ideal 180 ◦ diﬀerence (denoted by the phase imbalance, θ).
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Starting with the above deﬁnitions, we now proceed to an enumeration of the critical parameters that
characterise a balun.
Amplitude imbalance ( ∆): The diﬀerence in attenuation between the 2 output signals, generally
expressed as a maximum variation. In terms of the S-parameters:
Amplitude imbalance = 20 ∗ log10 |S31 /S21 |

(2)

Phase imbalance ( θ): The deviation from a 180 ◦ phase diﬀerence between ports, generally expressed as a maximum variation relative to 180 ◦ [43]. In terms of the S-parameters:
Phase imbalance = ∠S21 − ∠S31 − 180◦

(3)

The phase and amplitude imbalances are the 2 cardinal parameters in characterising any SE to
balanced conversion circuit. Typically, split/combine imbalance is speciﬁed across a bandwidth; for example,
a typical speciﬁcation of a 180 ◦ hybrid splitter is ± 0.8 dB amplitude imbalance and ± 10 ◦ phase imbalance
[52]. The eﬀect of these imbalances is translated directly to the isolation between the 2 output ports [30].
The pre-eminence of either the phase imbalance or the amplitude imbalance is scenario- and applicationdependant, and either one or the other is more critical for signal cancellation [47].
Insertion loss: The attenuation in the signal amplitude. It is thus deﬁned as the ratio between the
outgoing power and the total incident power [13, 52]. For SE to diﬀerential conversion, the power incident
on the input port is equally divided at the 2 output ports; thus, theoretically, all such conversions have a
3-dB loss between the input port and either of the 2 output ports. The values given in balun datasheets and
research results are those over and above the 3-dB loss.
Isolation: Ideally, the 2 diﬀerential ports are completely isolated from one another. S-parameters
S 23 and S 32 are the measure of the isolation between the 2 ports that together make up the diﬀerential
port.
Return Loss: The loss due to reﬂection at any port. It is characterised by the S-parameters S 11 ,
S 22 , and S 33
Total loss: The total loss of a balun can be separated into 2 components; path loss and phase-error
loss. Broken down into these 2 components and represented in terms of S-parameters, this loss is [48]:
Balun loss (dB) = −20 ∗ log[




S21 + S31 − 20 ∗ log[
2

2]

S21 2 + S31 2 + 2 ∗ S 21 ∗S 31 ∗cos(Θerror )
√
]
S21 2 + S31 2 + 2 ∗ S 21 ∗S 31

CMRR: Another way to determine the quality of a power splitter/combiner is suggested in the
common-mode rejection ratio. This is the ratio of the diﬀerential-mode gain to the common-mode gain. For
a signal splitter or combiner, the CMRR is deﬁned in terms of amplitude and phase imbalance by [13, 52]:
2+∆
CMRR ≈ √
∆2 + θ2

(4)

Impedances: Normally, baluns are connected to 50- Ω systems, and all 3 ports must show 50- Ω
characteristic impedance. Other variations also exist; unbalanced port impedances of 50 Ω and
75 Ω, and balanced (to ground) port impedances of 12.5 Ω, 25 Ω, 37.5 Ω, 50 Ω, 75 Ω, and 100
Ω have been encountered. The diﬀerential balanced port impedance, as mentioned above, is twice the
balanced-to-ground impedance of one of the constituent ports.
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Noise: Suppose the measured power gain (loss) and noise factor from port 1 to port 2 of the passive
(active) input balun are G 1 and F 1 . When port 1 is terminated with 50 Ω, the noise PSD available at port
2 is kT * F 1 ∗ G1 W 2 /Hz, where k is the Boltzmann’s constant and T is the temperature. By symmetry,
an equal noise power is also available at port 3. The noises at ports 2 and 3 are mutually uncorrelated.
Similarly, the noise due to an output balun (with power gain G 2 and noise factor F 2 ) is kT * (F 2 − 2) ∗ G2
[40].
Signal quality: The nature of the signal after it has traversed the balun is important. Good indicators
of the quality of the signal are the transient amplitude diﬀerence between ports 2 and 3, DC oﬀset of these
signals, and THD (expressed in %). It is important that the signals be well-matched to one another.
Performance trade-oﬀs must invariably be made between these parameters. The principal trade-oﬀ
is between frequency range, insertion loss, and amplitude balance. Baluns can generally be separated into
narrow band and broadband designs. For single-frequency applications, the 10% bandwidth design (where
the bandwidth is 10% of the working frequency) can achieve very low insertion loss (less than 0.2 dB), but
the amplitude balance will degrade rapidly away from the centre frequency. Octave bandwidth designs have
more loss, but the amplitude balance is maintained over the octave range. Broadband designs are very
sparingly used.
It must be noted that, because of the reversible nature of baluns and the nature of S-parameters, the
same deﬁnitions apply to a SE-to-diﬀerential balun as to a diﬀerential-to-SE balun.

3.4.

Measuring balun performance

As instruments only measure in SE mode, the balun’s parameters have to be measured between ports 1 and
2, or ports 1 and 3. The third unused port is terminated with its characteristic impedance [40, 43]. Figure
6 illustrates this 2-port characterisation of a balun’s noise ﬁgure using a noise ﬁgure meter.
Another way to measure the characteristics of a balun using a 2-port vector network analyser is the
back-to-back model, in which 2 equivalent baluns are connected back-to-back; their combined performance
is measured, and averaged to give the performance of the balun. This type of measurement is important
since it gives a good idea of the diﬀerential action. For a passive splitter connected to a passive combiner,
the SE cascade gain is 6 dB greater than the sum of the SE gains of the 2 devices [40, 48].

Noise Figure
Meter

Noise Figure
Meter

2

2

1

1
3
Power Split
Balun

3
Power Combine
Balun

a

b

Figure 6. SE measurement of (a) an input balun and (b) an output balun.

364

GODARA, FABRE: State of the Art for Diﬀerential Circuits in Wireless...,

An even better way to measure balun performance is by purely resistive terminations at the 2 ports
and the source voltage at the third [48].
Since the input and output typically have diﬀerent impedances, network analyser calibration becomes
more diﬃcult.

3.5.

How balun limitations degrade system performance

When incorporated into the system, baluns are often destined to interface circuits working at a certain
frequency range. The balun has to be designed to optimally match the operating frequency. Accurate
characterisation thus becomes critical, and often limiting, in achieving optimal system-level performance
[48].
When used to interface circuits to a measurement apparatus, the balun’s limited BW makes characterising diﬀerential circuits across a wide frequency range tedious. Sometimes, the impedance ratio incompatibility makes certain measures impossible. For example, due to the absence of a balun with desired
impedance ratios at the frequency of interest, the IIP2 cannot be measured [27, 38].
Balun losses have to be calibrated out or de-embedded to attain the ﬁnal performance of the device
being tested; but, at present, there are no traceable calibration standards for balanced systems, and a
standard error-correction methodology for balanced circuits has not yet been developed [10, 38].
Moreover, as MMICs advance, the need for broadband monolithic baluns that can be fabricated with
the same technology becomes evident and is often impossible [24].

3.6.

Types of baluns

Several options for the implementation of baluns exist. This section presents some of the major realisations
of baluns: the ever-popular transformers and transmission lines, the rarer LC network realisation, and the
rarest, but most interesting, transistor-based (active) baluns.
3.6.1.

Transformers

A simple transformer can be converted to a balun by connecting the negative primary port to ground, thus
making it SE on the primary winding side and diﬀerential on the secondary winding side (Figure 7). Because
of the ease of this realisation, a majority of balun structures are implemented using transformers.
P:S
Port 1

Port 2
Port 3

Figure 7. Transformer connected to serve as a balun.

The winding ratios of the transformers can be changed to give the desired impedance transformation
along with the balun function. Lower turn ratio baluns operate at higher frequencies, but their lower
impedance transformation reduces the overall conversion gain [21, 51].
A signiﬁcant advantage is that such baluns introduce virtually no distortion to the RF signal [43].
The monolithic transformer remains the most popular for baluns, but cross-coupled and squaresymmetric transformers are gaining in importance [27, 43, 53].
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Two major hindrances in transformer baluns are their inability to be integrated and large size [14,
35]; however, recent advances have enabled a mitigation of the size problem, to some extent. For example,
[25] reports a Si-based mm-wave transformer with coupled symmetric inductors, which occupies 45 × 45
µm 2 (a hundred-fold reduction compared to [43]).
In addition to their prevalence in research ﬁndings, most industrially available baluns are also
transformer-based.
3.6.2.

Planar waveguides and transmission lines

The second most prevalent method of implementing baluns is using planar waveguides or micro-strip transmission lines (or a combination of the two). Figure 8 presents a typical transmission-line type balun.
The 20-40 GHz MMIC balun reported in [24], for example, uses both coplanar waveguide and
transmission lines. It is fabricated in an InGaP/GaAs HBT process, and occupies 0.7 × 1.4 mm 2 . Planar
baluns are mostly fabricated in GaAs heterojunction technologies (no silicon-based planar solutions have
been encountered thus far) [47].

Port 2

Port 1
Port 3

Figure 8. Transmission line balun.

Sometimes, uniplanar slot-line baluns are also used, which combine unbalanced IMSL and unbalanced
slot lines (Figure 9). Although these oﬀer a reduction in the area occupied by the balun, they are still
cumbersome (700 × 500 µm 2 ) [49, 54].
The Marchand balun oﬀers a good trade-oﬀ between bandwidth and integration, but its layout is
typically too large for it to be integrated on-chip. A typical Marchand balun has an insertion loss better
than 0.2 dB and reﬂection coeﬃcient S 11 worse than –5 dB [14, 55].

Port 2
Slot Line
Port 3

Waveguide

Port 1

Figure 9. Combined waveguide-slot line balun.
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Micro-strip baluns using quarter-wave lines are another variation of this class of baluns. They are
designed with electromagnetic simulations [13, 21].
Other baluns, which fall under the same category, the Lange, rat-race, and branch line couplers,
require physical dimensions of the order of the signal wavelength and thus consume an unacceptably high
chip area when operating below approximately 15 GHz [13, 43].
3.6.3.

LC Baluns

Another class of baluns utilises passive LCR networks, and is a good option mainly because they exhibit
higher potential for integration. Moreover, they beneﬁt from small form factors; the balun in [14], for
example, occupies only 180 × 160 µm 2 . Additionally, such baluns allow impedance transformation [20].
Figure 10 shows 2 such diﬀerential to SE balun implementations.
Such baluns, however, are intrinsically narrow-band (since the LC network can only be tuned to a
narrow band). The level of accuracy demanded from the passive elements is also very high (sometimes
unattainably so) in order to reduce amplitude and phase imbalance between the 2S output ports.

VIN+
VOUT

VIN-

-2A
A
a

-A
b

Figure 10. Two LC baluns (these are diﬀerential to SE converters and are not reversible).

3.6.4.

Active aircuits

The rarest class of balun structures, to which the present work hopes to add, consists of the use of transistors
to realise the balun function. An active SE to diﬀerential converter will theoretically have the highest
potential for integration and also the highest scope for a programmable balun, with controllable performance.
The most common approach for an active solution makes use of the classic diﬀerential pair, or its
variations. The diﬀerential pair implementation in CMOS uses a simple comparator and level shifter to
develop the desired output signals. This approach consumes very little area and power, but yields highly
distorted signals with a large oﬀset (of the order of 600 mV) [56].
Sometimes (for example, in [28]), a single transistor can be used to convert SE signals to diﬀerential,
by providing the SE signal at the base and tapping the phase-inverted diﬀerential outputs at the collector
and emitter (illustrated in Figure 11). The advantage over the classic diﬀerential pair is that it fulﬁls the
high linearity requirements with a low supply and low current, which the diﬀerential pair cannot. On the
ﬂip side, any such implementation is narrow-band, and it necessitates bulky and very accurately-matched
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inductors and resistors (for good balance, the load impedances seen from the emitter and the collector must
match well).
FGMOS transistors with multiple gates can also be used to implement a diﬀerential to SE converter
[57]. Here, the output signal is a function of the diﬀerence between the 2 inputs. This technique is
advantageous in that it allows an expansion of the input signal range. The signals obtained using this
approach are distorted, with a THD of 0.3% for a 1-kHz signal and 1.2% for a 50-MHz signal.

V OUT+
V IN
V OUT-

Figure 11. Using a single transistor to realise a balun.

3.6.5.

Other Types

Among the least prevalent techniques for SE to diﬀerential conversion is the distributed divider circuit.
While its promise lies in its excellent bandwidth, it is too large (typically 1.0 × 1.5 mm 2 ) to permit on-chip
incorporation [49].

3.7.

Balun performance comparisons

This section presents a comparison of the performances of the various balun implementations described
above.
Table 1 compares some baluns that have appeared in the literature. While very wideband baluns
(up-to 40 GHz) exist, there is often a price to be paid for their high bandwidths, in terms of high insertion
loss. The balun in [24] has an insertion loss of at least 1.5 dB as compared to 0.2 dB for the narrow-band
balun in [21]. The values given in Tables 1 and 2 are over and above the 3-dB insertion loss that the signal
suﬀers from ideally. Also, the higher the bandwidths, the larger are the amplitude and phase imbalances.
The lowest amplitude imbalance encountered for any balun is 1 dB.
The various balun types each have their own speciﬁc advantages and drawbacks. In terms of size,
transformer and transmission line-based baluns are of the same order, while LC and active baluns are much
smaller (minimum 500 µm size for the former 2, compared to 150 µm for the latter 2). For monolithic
implementation, the balun dimension is limited by the chip area, especially for frequencies below 20 GHz.
In such cases, active baluns are the only solution.
On the other hand, transformer baluns do not introduce any distortion to the signal, while active
baluns do, sometimes to unacceptable levels.
The variation of the output port impedances is impossible in LC networks, and almost always a feature
of transformer-based baluns.
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From the multitude of industrially available baluns, some were chosen to showcase the widest range of
operating frequency. Table 2 presents the performance of baluns furnished by 3 leading ﬁrms in the domain:
Anaren Microwave (models 2425B50-50J [58] and 3A512 [59]), Johanson Technology (models 0900BL18B100
[60] and 0918BD41B050 [61]), and M/A-Com (models MABACT0034 [62] and MABAES0054 [63]).
Table 1. Comparative analyses of performance of some single-ended to diﬀerential converters.

Reference

[24]

[43]

[47]

[54]

[21]

[13]

Range

20-

0-

3-

0-

1.8-

(GHz)

40

6

18

40

2.3

1.5-3.0

Impedances
Unbalanced

50 Ω

-**

-

-

50 Ω

-

Balanced*

60 Ω

-

-

-

25 Ω

-

Losses
Return

> 15 dB

-

-

-

-

-

Insertion

> 1.5 dB

-

-

1 dB

> 0.2 dB

> 1 dB

Balance
Amplitude

± 1 dB

-

1.5 dB

> 3 dB

> 1 dB

-

Phase

7°

5°

13°

> 20°

> 10°

-

Single-Ended S-Parameters
Best S11

-28 dB

-

-

-

-

-3 dB

Best S21

-7 dB

- 6 dB

-4 dB

-

-

-3 dB

BestS31

-

-6 dB

-4 dB

-

-

-3 dB

Worst S32

-

-

-5 dB

-

-

-

Worst S22

-

-

-

-

-

-4 dB

Worst S33

-

-

-

-

-

-6 dB

*All balanced line impedances are given with respect to ground. The differential balanced line impedance is twice this value.
** Here, and in all further tables, “-” signifies that data are not available.

As mentioned above, most of these are transformer-based. All, barring one, are narrow-band. Baluns
with balanced port impedances of 12.5 Ω, 25 Ω, 50 Ω, and 100 Ω are encountered. Again, the wider the
bandwidth, the lower the insertion loss performance. The average phase imbalance is 10 ◦ .
Recent trends indicate that all future wireless communications receivers will be multi-band in order
to cover multiple standards from the same hand-set. Single-chip solutions are by far the best option. In
order to reduce the number of components (and, consequently, the size, cost, and power consumption), it is
necessary that the current method of having many narrow-band components in parallel that commutate to
each other be abandoned in favour of component-sharing. Baluns are also subject to the same constraints;
they will have to be stable over large bandwidths and be entirely integrated on the chip (active baluns are
superior in this regard).
As is evident from the comparisons presented above, balun solutions that fulﬁl both criteria (bandwidth and integration) simultaneously are non-existent. The following section presents a new solution that
fulﬁls both criteria.
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Table 2. Comparative analyses of performance of some industrial baluns.

Provider

Anaren

Johanson

M/Acom

Reference

[58]

[59]

[60]

[61]

[62]

[63]

Frequency

2.4–

1.4–

0.8–

1.85-

0-

0-

(GHz)

2.5

1.6

1.0

1.92

3.0

1.0

Impedances
Unbalanced

50 Ω

50 Ω

50 Ω

50 Ω

50 Ω

50 Ω

Balanced*

100 Ω

12.5Ω

50 Ω

25 Ω

50 Ω

12.5Ω

Losses
Return

22 dB

> 15 dB

> 9.5 dB

> 8.5 dB

-

-

Insertion

0.65 dB

< 0.3

< 1.0 dB

< 1.2 dB

3.5 dB

< 2.0 dB

Balance
Amplitude

< ± 0.5 dB

0.4 dB

< 2.0 dB

0.4 dB

< 1.0 dB

< 0.5 dB

Phase

< ± 5°

± 5°

± 10°

± 5°

< 20°

< 12°

*All balanced line impedances are given with respect to ground. The differential balanced line impedance is twice this value

4.

A Novel Method for Single-Ended to Diﬀerential Conversion

This section presents a new contribution to the implementation of SE to diﬀerential converters. The novel
topology utilises the current conveyor as the basic building component.

4.1.

The current conveyor

Second-generation current conveyors (CCIIs) are widely used to realise analogue electronics functions, such
as ampliﬁers, ﬁlters, active inductances, impedance converters, and oscillators [64]. Such implementations
beneﬁt from the inherent advantages of current-mode signal processing: higher bandwidths, easier performance control, better distortion proﬁles, etc.
CCIIs are active devices comprising 3 ports. The governing equation for the inter-relationship between
these ports is given in matrix form as:
X
CCII Z
Y

0 0 0
iY
vX = 1 0 0
iZ
0 ±1 0

vY
iX
vZ

Figure 12. A 3-port representation of a CCII and its governing equations in matrix form.

Each of the ports, X, Y, and Z, presents intrinsic parasitic impedances. The values of these impedances
can be changed by varying the polarization current of the circuit, giving rise to the concept of the controlled
current conveyor (CCC). It is this programmable characteristic that we will utilise.
In its most elementary form, the CCII consists of a mixed trans-linear loop. Between the ports X and
Y, it acts as a voltage follower, and between X and Z as current follower. Figure 13 presents a basic CCII
implementation using NPN-PNP transistors [65].
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Figure 13. A classic CCCII.

In recent publications, many variations of this have been observed: CCCII with high R Y [66], NPNPNP class-AB and all-NPN pseudo-class AB CCCIIs with low R X [67, 68], CCCII with negative intrinsic
resistance [69], and fully diﬀerential conveyors [1, 6].
CCCIIs have been implemented in various technologies (bipolar technology with quasi-complementary
n-p-n and p-n-p transistors remains the best), but pure CMOS conveyors also exist [70].

4.2.

Principle of single-ended to diﬀerential conversion

Figure 14 presents the principle of converting an SE signal to a diﬀerential one using current conveyor
properties.
The 4 blocks (designated 1 to 4) are current conveyors. The terminations of and inter-connections
between the diﬀerent ports of the blocks are also given in the ﬁgure. The conversion of the positive polarity
signal at the input, V IN , to a negative signal, V OU T − , is aﬀected using blocks 1 and 2. In order to assure
a maximum degree of symmetry (the determinant factor in phase and amplitude imbalance), blocks 1 and 2
are exactly identical, with the same polarisation current, I O1 and I O2 .

Y

R1

VIN

X

1

4

X

VOUT+

Y

Z
Y

3

X

VOUT-

R2
X
Z

2

Y

Figure 14. Principle of the new SE to diﬀerential conversion scheme.

Resistor R 1 is used to ﬁx the input port impedance to a constant value of 50 Ω.
Blocks 3 and 4 are current conveyors connected as voltage followers, they are identical to each other,
and their performance is controlled (using their respective biasing currents) to set the value for the output
port impedances.
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4.3.

Technology and simulation

For the design of the SE to diﬀerential converter, the technology parameters for transistors in 0.35 µm SiGe
BiCMOS from STMicroelectronics (BICMOS6G) were utilised. This is a high-end technology in which the
NPN transistors have a transition frequency, fT , of around 45 GHz.
The circuit was simulated in the Cadence simulation environment for analogue and mixed-mode
circuits. The simulators Spectre and SpectreRF were used to carry out various analyses.

4.4.

Design methodology

A step-by-step design methodology was followed. First, various current conveyor options were studied
through simulation of their schematics and analysis of their performance. Final CCII topologies were settled
upon, and their independent characteristics determined (performance in current-follower mode and in voltage
follower mode). Parametric analyses were carried out where necessary (in order to determine optimum biasing
currents, supply voltages, and transistor dimensions). Additionally, the CCII architectures were modiﬁed in
order to adapt them for the present purpose.
The CCII characteristic that is of the highest importance is the –3 dB bandwidth, f−3dB , in the
current-follower mode. The phase of the output signal starts to trail oﬀ from the ideal value of –0 ◦ or 180 ◦
at a frequency of f−3dB /10; therefore, the highest possible bandwidth is necessary to ensure acceptable
phase balance up to high frequencies. f−3dB of up to 12 GHz was attained. Moreover, low distortion of the
output signal is necessary; an upper limit of 1% was ﬁxed for the THD of the signal.
Various combinations of current conveyors were then connected according to the scheme presented in
Figure 14 and their performance studied. Additional optimisation iterations were necessary for the conveyor
blocks to determine the optimum performance of the SE to diﬀerential converter. Because the 2 signal paths
(from V IN to V OU T + and from V IN to V OU T − ) contain a diﬀerent number of active elements, additional
care had to be taken that the 2 output signals be well matched to each other.

4.5.
4.5.1.

Performance
Circuit conditions

The nominal supply voltage for the circuit is V DC = ± 2.5V. Another version of the same circuit, which
functions at ± 2.2V, was also simulated (only the results for the ± 2.5V version are presented here).
As mentioned earlier, the bias currents for block 1 (I O1 ) determine the input impedance of the circuit.
It was set to a value that presented Z IN = 50 Ω. To maintain symmetry, I O2 has the same value as I O1 .
The bias currents for voltage followers (blocks 3 and 4) determine the output impedance for the 2
output channels. Three diﬀerent values were selected, which gave Z OU T of 50 Ω, 75 Ω, and 100 Ω. These
values are the SE (that is, referenced to ground) impedances of each of the outputs, and the total diﬀerential
fully balanced impedance is twice this value.
The optimum temperature at which the performance of this converter was determined is 27 ◦ C (300
K). In later steps, this temperature was varied to determine the best temperature performance.
4.5.2.

DC response

The SE to diﬀerential converter consumed 10, 8.4, and 7.8 mA from the stable ± 2.5 V supply, respectively,
for output impedances of 50 Ω, 75 Ω, and 100 Ω.
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4.5.3.

AC response

Figure 15 presents a representative case of the amplitude and phase diﬀerence between the 2 outputs. As
can be seen, there is an ideal balance for all frequencies from DC up to about 1 GHz. In the low-frequency
regime, the amplitude diﬀerence does not exceed 0.08 dB and an ideal phase diﬀerence of 180 ◦ exists between
the 2 output channels.

Figure 15. Amplitude and phase balance for Z OU T = 50 Ω .

Table 3 presents the amplitude and phase imbalance between the diﬀerential output signals, V OU T +
and V OU T − . The 3 diﬀerent values are obtained for the 3 output port impedances.
For all the 3 values of the output impedance, the circuit evinces an excellent balance. Moreover,
these performances are very similar to one another. For very strict balance requirements (1 dB amplitude
imbalance and 10 ◦ phase imbalance), the circuit can be utilised up to 2 GHz; however, as seen from Tables
1 and 2, these requirements are often eased (3 dB and 20 ◦ balance); in these conditions, the circuit can
operate up to about 3.2 GHz.
4.5.4.

Noise response

√
√
√
The equivalent input noise was 3.34 , 3.38 , and 3.42 nV/ Hz for Z OU T of 50 Ω, 75, Ωand 100 Ω,
respectively.
4.5.5.

Transient response

Figure 16 illustrates the nature of the 2 output signals.
Below, Table 4 presents the nature of the output signals for a 5-mV peak-to-peak SE signal applied
at the input. The results are given for 3 diﬀerent values for the input signal frequency: 1 kHz, 100 kHz, and
100 MHz.
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Table 3. Amplitude and phase balance for diﬀerent values of Z OU T .

ZOUT

50Ω

75Ω

100Ω

Amplitude Imbalance
|VOUT+-VOUT-|

0.086 dB

0.075 dB

0.072 dB

Frequency at which amplitude imbalance is:
1dB

1.82 GHz

1.76 GHz

1.74 GHz

2dB

2.71 GHz

2.65 GHz

2.63 GHz

3dB

3.23 GHz

3.16 GHz

3.13 GHz

Phase Imbalance
φ(VOUT+) φ(VOUT-)

180°

180°

180°

Frequency at which phase imbalance is:
5°

1.18 GHz

1.24 GHz

1.26 GHz

10°

2.15 GHz

2.20 GHz

2.22 GHz

15°

2.99 GHz

2.98 GHz

2.99 GHz

20°

3.74 GHz

3.67 GHz

3.65 GHz

Figure 16. Transient signals, V OU T + and V OU T − ; for Z OU T = 50 Ω and V IN = 1 mV ptp.

It can be observed that the 2 output signals, V OU T + and V OU T − , are matched quite well to the
input signal, as well as to each other: (a) V OU T + and V OU T − attenuations are 0.2% and 1% of | V IN |
respectively; and (b) on average, there is a 0.05 mV (1% of | V IN |) diﬀerence between the amplitudes of
V OU T + and V OU T − .
The distortion introduced to the signals can be summarized as less than 0.06% THD for signal
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frequencies up to 1 MHz and less than 0.5% THD for signal frequencies up to 100 MHz. Even signals
of up to 1 GHz are distorted less than 1%. Moreover, for low-frequency signals (1 kHz), analyses showed
that the THD remains below 1% for signals with amplitudes up to 50 mV. The diﬀerences between the THDs
of V OU T + and V OU T − can be explained by the diﬀerent number of transistors in the signal paths for the 2
outputs.
The quality of these values becomes even more prominent when compared to another active balun
implementation [57], where the output signal has a THD of 0.3% for a 1 kHz signal, and 1.2% for a 50
MHz signal. The signals in another active balun, presented in [56], are very highly distorted (although their
distortion has not been quantiﬁed).
As a further measure of the signal quality, an input step signal of 1 µs pulse width and 1 mV peakto-peak amplitude was applied at the input. Very small peaks were observed in the V OU T + and V OU T −
responses. Pulse settling times (the time it takes the signal oscillations to settle within ± 1% of the signal
amplitude) of 0.07 ns and 1.66 ns were observed for the 2 output signals.
4.5.6.

S-parameter analysis

The SE to diﬀerential converter was studied ﬁrst as a 3-port SE device, and then as a 2-port device with one
SE port (the input) and one balanced port (the output) (cf. Appendix A). All the results presented below
are for Z IN = Z OU T + = Z OU T − = 50 Ω.
Table 4. Transient response for diﬀerent input signal frequencies and diﬀerent Z OU T .

50 Ω

ZOUT

75 Ω

100 Ω

Input signal: 5 mV ptp; 1 kHz
|VOUT+|, ptp

4.985 mV

4.992 mV

4.994 mV

0.009%

0.010%

0.010%

|VOUT-|, ptp

4.944 mV

4.956 mV

4.960 mV

THD (VOUT-)

0.061%

0.061%

0.061%

THD
(VOUT+)

Input signal: 5 mV ptp; 100 kHz
|VOUT+|, ptp +

4.992 mV

4.989 mV

4.989 mV

0.010%

0.010%

0.010%

|VOUT-|, ptp

4.938 mV

4.951 mV

4.951 mV

THD (VOUT-)

0.060%

0.064%

0.065%

THD
(VOUT+)

Input signal: 5 mV ptp; 100 MHz
|VOUT+|, ptp

4.991 mV

4.997 mV

4.994 mV

0.010%

0.009%

0.009%

|VOUT-|, ptp

4.952 mV

4.969 mV

4.966 mV

THD (VOUT-)

0.483%

0.477%

0.486%

THD
(VOUT+)
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4.5.6.1. 3-port single-ended network
In these analyses, the S-parameter responses were observed for the 3 combinations of 2 ports. The
unused port was terminated with 50 Ω. Figure 17, below, presents the major SE S-parameters obtained
from these analyses for frequencies up to 3 GHz.
For frequencies up to 3 GHz, the return losses due to reﬂection of the 3 ports, denoted by S 11 , S 22 ,
and S 33 , respectively, remain lower than –10 dB. Moreover, there is a good agreement between S 22 and S 33
(lower than 2 dB diﬀerence), which demonstrates that the 2 output ports are symmetrical.
The single-ended insertion losses, represented by S 21 and S 31 are –3 dB at low frequencies (up to
1 GHz). At higher frequencies of 3 GHz, there is a loss of 0 dB in the negative channel and 2 dB in the
positive channel; thus, there is an improvement in the insertion loss at higher frequencies.
The reverse signal gains, S 12 and S 13 , which quantify how much signal ﬂows in the direction opposite
to desired, are lower than –20 dB for both channels, for frequencies up to 3 GHz.
Finally, the isolation between the 2 output ports, represented by S 23 and S 32 , remains better than
25 dB up to 3 GHz. The diﬀerences between S 23 and S 32 can be attributed to the diﬀerent signal paths in
the 2 channels.

Scattering Parameters (dB)

0

-10

-20

-30

S11
S22
S33

-40

S12
S32

-50
0

0,5

1

1,5

2

2,5

3

Frequency (GHz)

Figure 17. Single-ended S-parameter performance.

4.5.6.2. 2-port mixed-mode network
Additionally, mixed-mode S-parameters were measured. These are important indicators of device
symmetry and mode conversion. Here, port 1 signiﬁes the input port and has only one signal component,
SE; while port 2 consists of 2 components: diﬀerential mode and common-mode.
The input reﬂection coeﬃcient, S SS11 , remains lower than –8 dB up to 3 GHz. Moreover, the same
values were obtained whether the output was connected in diﬀerential mode or in common-mode, thus
showing that the input reﬂection is totally independent of the output mode.
When the output is in common mode, its reﬂection (S CC22 ) is better than –10 dB, whereas in
diﬀerential mode it has a reﬂection (S DD22 ) better than –5 dB up to 3 GHz.
The diﬀerential insertion loss of the device (–S DS21 ), which is the best indicator of the insertion loss,
is 0.6 dB for frequencies up to 2 GHz and –0.8 dB up to 3 GHz.
When the device is diﬀerentially connected at the output, the reverse direction signal is very small
(S SD12 is better than –24 dB up to 3 GHz)
The output signal is almost entirely diﬀerential mode, with the whole CM component being rejected
(S CS21 : constant at –42 dB at low frequencies, better than –15d B up to 3 GHz).
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Figure 18. Amplitude imbalance versus temperature.

4.5.7.

Temperature Performance

The operating temperature of the circuit was varied from the nominal value of 27 ◦ C to a range of –50 ◦ C
to 50 ◦ C. This range was chosen because most industrially available circuits are speciﬁed within it.
The amplitude imbalance is lower than 0.22 dB for all operating temperatures in the chosen range.
Figure 18 presents, as a function of the temperature, the frequency at which the amplitude imbalance exceeds
1 dB and 3 dB. For all temperatures, the 1 dB imbalance is reached after 1.5 GHz and 3 dB imbalance is
reached after 2.5 GHz.
Figure 19 presents the phase imbalance performance within the same temperature range. Here, the
y-axis presents the frequencies at which phase imbalance exceeds 10 ◦ and 20 ◦ . It can be seen that, for all
temperatures, phase imbalance is better than 10 ◦ up to 1.5 GHz and 20˚ up to 2.5 GHz.
6

Frequency (GHz)

5
4
3
2

10° phase imbalance
1

20° phase imbalance

0
-60

-40

-20

0

20

40

60

Operating Temperature (°C)

Figure 19. Phase imbalance variation with operating temperature.

4.6.

Comparisons and discussions

This section has described a new way of converting SE analogue signals to diﬀerential. The new design,
which makes use of the second generation current controlled conveyor, has shown a very promising performance when simulated. The circuit has been fabricated in the 0.35 µm SiGe BiCMOS technology of
STMicroelectronics. It occupies an area of 150 × 200 µm (480 × 440 µm with pads). Tests are currently
under way.
To the best of out knowledge, this is the ﬁrst wideband active balun that incorporates a variable output
port impedance. Further, this variation is very easily realisable, by varying the circuit biasing current.
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The promise of this new active balun is evident based on comparison with the performances of
structures, both passive and active, presented in the literature.
In comparison with other active SE to diﬀerential converters, the new design gives rise to output
signals that are minimally distorted.
On a broader scale, when compared to other major implementation schemes (active or passive), this
balun shows an excellent bandwidth-balance characteristic, thus easing the trade-oﬀ that is habitually made
between these 2 parameters. The amplitude balance between the 2 output ports is by far the best encountered
(0.08 dB compared to 1 dB). The balun gives a better overall S-parameter performance when compared to
other baluns.
Comparisons with industrial components further highlight this promise. While most other industrial
baluns are narrow-band (typically speciﬁed over a 200 MHz range), the new topology shows competitive
performance from 0 to 3 GHz. The amplitude balance and phase balance are better, as is the return loss
(by a factor of 5 to 10 dB).
One disadvantage of this topology (which it shares with LC and active baluns) is that it is nonreversible, that is, it cannot be used to convert diﬀerential signals to SE. A topology that fulﬁls this function
and that is also based on the current conveyor has been developed, but is not presented here. It evinces
good performance up to 4 GHz.

5.

Concluding Remarks

This paper has endeavoured to add to the present understanding of diﬀerential circuits and their importance
in wireless transceivers, especially for analogue signal processing. Diﬀerential architectures and their relevant
issues have been detailed. As things stand today, circuits that convert SE signals to diﬀerential (and vice
versa) are integral components, ﬁrstly, to interface a system’s single-ended constituents to its diﬀerential
constituents and, secondly, to facilitate the measurement of diﬀerential devices and system performance by
making their inputs and outputs compatible with the single-ended ports of the measurement apparatus.
Based on this signiﬁcance, and due to the absence of any comprehensive review of such circuits in the
literature, this paper has tried to cover all aspects of this conversion. Advancing one step further, the
present work also proposes a novel scheme for the active implementation of the balun function, using
current conveyors, a solution that exhibits excellent potential (demonstrated by comparisons to other balun
implementations, both active and passive).
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APPENDIX A: Review of Scattering Parameters
In the past, diﬀerential communication circuits operated at low frequencies, where they could be
designed and analysed using lumped-element models and techniques. With the frequency of operation
increasing beyond 1 GHz, this lumped-element approach is no longer valid, because the physical size of the
circuit approaches the size of a wavelength.
Distributed models and analysis techniques are now used instead of lumped-element techniques.
Scattering parameters, or S-parameters, have been developed for this purpose. These scattering parameters
are widely accepted for characterising the linear response of high frequency networks. They represent a
scattering or separation of a signal by a device under test. These scattered signals are the reﬂected and
transmitted waves that are produced when a device is struck with an incident wave.

A.1 2-Port S-Parameters
A ratio of the incident and the outgoing wave is used.

=
Sij


bi 
ak = 0fork = j
aj 

(A.1)

To measure S ij , port j is energised and the response is measured on port i. All ports, except the
stimulus port, must be terminated with that port’s characteristic impedance (typically 50 Ω).
[b] = [S] [a]
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[b] is an n×1 column matrix, [a] is an n×1 column matrix, and [S] is an n×n matrix, where n is the
number of ports in the network.
In the [S] matrix, the diagonal elements S 11 and S 22 are the reﬂection coeﬃcients, if and only if all other
ports are terminated with their characteristic impedance. The voltage standing wave ratio (VSWR), the
return loss, and other parameters can be calculated from this. S 12 and S 21 are the transmission coeﬃcients.
From this quantity, gain in an active device, loss in a passive device, insertion loss, group delay, and other
related parameters can be found.

A.2 Multi-Port Devices
A multi-port device is any network with more than a single input and a single output. Each port is
comprised of 2 terminals. When one terminal connection is used to transmit the RF signal and the other
is used as a ground reference, the port is referred to as single-ended (SE). Traditionally, most RF devices
have been designed to operate in this mode. When a terminal is designed to reference a signal on another
terminal, it is operating in a diﬀerential mode. The terminal pair is known as a diﬀerential or balanced port.
Any signal that is common or in-phase to both terminals will ideally be rejected, and will not pass through
the circuit.

A.3 4-Port Devices
The S-parameter matrix of a multi-port network must be expanded to n 2 elements, where n is the
number of network ports. Figure A.1 illustrates a 4-port device in its SE connection and diﬀerential port
connection. The numbering scheme for the ports is universally accepted and must be strictly adhered to.
Port 1

Port 2

Port 3

Port 4
A 4-port Single-ended Device








Port 1

Port 2
A 2-port Differential Device

Figure A.1. Representing a diﬀerential device as 4-port SE and as 2-port balanced.

A.3.1 4-Port: Single-ended S-parameters
This approach treats the component as a SE device. To measure the S-parameters for this SE approach
using a 2-port vector network analyser (VNA), terminate the 2 unused ports with 50 Ω and measure the
2-port S-parameters for the 2 non-terminated ports. This method is very popular for the characterisation of
diﬀerential devices. The matrix-form notation is given in Figure A.2.
Stimulus
Ports

Response
Ports

ª S11
« S 21
« S 31
¬« S 41

S12
S 22
S 32
S 42

S13
S 23
S 33
S 43

S14 º
S 24 »
S34 »
S 44 ¼»

Figure A.2. 4-port single-ended S-parameters.
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A.3.2 4-port mixed-mode S-parameters
For diﬀerential devices, SE S-parameters do not provide much insight into the circuit’s diﬀerential
(or common mode) operation. They can be misleading, or, at best, diﬃcult to interpret. The S-parameter
deﬁnition needs to be expanded to independently consider each mode in which a balanced device will operate.
As in SE S-parameters, the voltages and currents deﬁned on the balanced ports can be used to deﬁne a set
of normalised power waves. The diﬀerence is that these new mixed-mode normalised power waves are now
mode-speciﬁc. By again taking a ratio of the normalised response and incident power waves, a set of mixedmode S-parameters can be deﬁned.
Conceptually, the new 4 × 4 matrix can be sub-divided into 4 quadrants that symbolise 4 separate
modes of operation: diﬀerential-mode (DD), common-mode (CC), diﬀerential-to-common-mode-conversion
(CD), and common-mode-to-diﬀerential-conversion (DC). Each quadrant gives the input and output reﬂection characteristics and the forward and reverse transmission characteristics for that mode.
S ghij = S (output−mode)(input−mode)(output−port)(input−port)
D i f fe r e n t ia l- m o d e
S t im u l u s
P o rt 1

D i f fe r e n t ia l m ode
R esp on se

P o rt 1

C om m onm ode
R esp on se

P o rt 1

P o rt 2

P o rt 2

ª S D D1 1
« S D D2 1
«S
« C D1 1
¬ S C D2 1

Po rt 2

S D D1 2
S D D2 2
S C D1 2
S C D2 2

C o m m o n -m o d e
S t im u l u s
P ort 1

S D C1 1
S D C2 1
S C C1 1
S C C2 1

P ort 2

S D C1 2 º
S D C2 2 »
S C C1 2 »
»
S C C2 2 ¼

Figure A.3. Mixed-mode S-parameters for a diﬀerential device.

The DD quadrant, in the upper-left corner of the mixed-mode S-parameter matrix, describes the
behaviour of the circuit with a diﬀerential stimulus and diﬀerential response. These parameters describe the
input and output reﬂections, and the forward and reverse transmissions in the diﬀerential mode.
The CC quadrant, in the lower-right corner, describes the behaviour of the circuit with a CC stimulus
and CC response. By comparing the diﬀerential gain from the DD quadrant to the CC gain of the CC
quadrant, the CC rejection ratio (CMRR) can be determined. These parameters describe the input and
output reﬂections, and the forward and reverse transmissions in the common-mode.
The CD quadrant, in the lower-left corner, describes the behaviour of the circuit with a diﬀerential
stimulus and common-mode response. In an ideal balanced device, these terms are all equal to zero, that is,
there is no mode conversion. In practice, there will be some amount of mode conversion. The more mode
conversion from DD to CC that exists, the more likely there will be EMI radiation from the system. As
the device becomes asymmetrical, these terms become larger and therefore, they provide a measure of the
device symmetry.
The DC quadrant, in the upper-right corner, describes the behaviour of the circuit with a CC stimulus
and diﬀerential-mode response. Again, in an ideal balanced device, these terms are all equal to zero. The
more mode conversion from CD that exists, the more susceptible the system will be to CC noise, either as
ground noise or EMI.

A.3.3 Conversion from single-ended to mixed-mode S-parameters
To convert from SE S-parameters to mixed-mode S-parameters, it is assumed that the device under
test is being fed from diﬀerential input lines.
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Smm = M Sstd M −1

(A.3)

where


1
1 
0
M= √ 
2 1
0

−1
0
1
0

0
1
0
1


0
−1 

0 
1

The above formula provides a straight-forward transformation between SE and mixed-mode S-parameters.
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A.4 3-Port Devices
A simple extension of the mixed-mode concept can be applied to devices that have a combination of
diﬀerential and SE ports, for example, for a 3-port circuit that converts SE signals to diﬀerential or vice
versa. The single-ended S-parameters are grouped as follows:


S11
 S21
S31

S12
S22
S32


S13
S23 
S33

Here, return loss: S 11 , S 22 , S 33 ; Insertion loss: S 13 , S 12 , S 21 , S 31 ; Isolation: S 32 , S 23
Differential Mode
Common Mode

Single-ended

Port 1
(unbalanced)

Port 2
(balanced)

Figure A.4. A 3-port device.

To deﬁne the mixed-mode S-parameters of such a device, 3 modes must be included; SE mode for the
SE port, and diﬀerential- and common-modes on the balanced port.

S in g le-en d e d
R esp o n se
D iffe ren tia lm ode
R esp o n se
Com m onm ode
R esp o n se

P o rt 1

P ort 2
P ort 2

S in gle -e n d ed
S tim u lu s

D iffer en tialm od e
S tim u lu s

C om m o n m od e
S tim u lu s

P o rt 1

P o rt 2

P o rt 2

ª S SS 11 S SD 12 S SC 12 º
« S DS 21 S DD 22 S D C 22 »
« S CS 21 S CD 22 S CC 22 »
¬
¼

Figure A.5. Mixed-mode matrix for a 3-port device.

The S-matrix is again arranged with the stimulus conditions in the columns, and the response
conditions in the rows. In this case, the 4 parameters in the lower right corner describe the 4 types of
reﬂection that are possible on a balanced port, the single parameter in the upper left describes the reﬂection
on the SE port, and the other 4 parameters describe the DD and CC transmission characteristics in the
forward and revere directions.
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